View Single Post
Old May 22nd, 2009   #5
Junior Member
Join Date: Feb 2009
Posts: 13

With the exception of the break and MAB timing the FTDI and SiLabs chips have large enough FIFO's that for most RDM packets the inter-slot time would be zero as long as your USB driver can push the data down the USB lpipe in large enough chunks.
dangeross is offline   Reply With Quote